I do a lot of bit/counter-slicing in Verilog. Sometimes, it's hard to visualize what a slice will look like on a counter, so I made a quick visualizer with a data table to help my brain.