Social media blah

The good thing about post engagement being down on social media is that there’s time for actual work rather than chasing likes. It’s time to get back to the VIC chip replacement project.

Well, this is a good start. I decided to write the Verilog over on the project from scratch. That’s a decent NTSC HSync and VSync signal so far.

Everyone diagrams in ASCII these days, right?