Michael Doornbos
AboutCVProjectsPGP KeyX

Wait, everyone didn’t save their Trapper? I’m the only one? Huh.

▸ Jun 29, 2022 ▸ Michael Doornbos ▸ 0 words

← Designing composite video in FPGA for the 6560/1 VIC replacement project #vicsrevenge... this might be the most useful visualizer/synthesis tool I've ever seen. Load your Verilog and get a visual representation AND what amounts to a test bench setup. Brilliant! #FPGA #commodore Taking a break from a VMWare certification to have a little Apple IIe fun. I don't have a color monitor (my Apple monitor is Green) so to get color I HAVE to use my capture setup. Works pretty well ;-) →
imapenguin.com milkcrunch.com evadot.com
© 2026 Michael Doornbos · RSS