Michael Doornbos
Writing From Other Sites
About
CV
Projects
PGP Key
Contact
Great first day progress learning FPGAs. Seven segment display counting from a Xilinx Artix 7 in Verilog and I even understand what's happening which makes it even sweeter.
27 Dec, 2021
<< Previous Post
|
Next Post >>